We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54629

Vivado Implementation- Reporting Module level utilization


How can I get a report of module level utilization in Vivado?


Below are the steps to be followed to report module level utilization.

  • Run Implementation and open the implemented design.
  • Go to Tools --> Report Utilization. This directs you to a dialog box. Click OK.
  • This opens a window at the bottom of the Vivado GUI where you can see module level utilization.

If you want to export the module level utilization to a report file, you can use the below command in the Tcl console of Vivado.

report_utilization -hierarchical  -file location_of_the_report_file
AR# 54629
Date Created 02/28/2013
Last Updated 03/30/2015
Status Active
Type General Article
  • FPGA Device Families
  • Vivado Design Suite - 2012.4