UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54666

LogiCORE IP XAUI - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions

Description

This answer record contains the Release Notes and Known Issues for the XAUI Core and includes the following:

  • General Information
  • Known and Resolved Issues
  • Revision History

This Release Notes and Known Issues Answer Record is for the core generated in Vivado 2013.1 and newer tool versions.
Please reference XTP025 - IP Release Notes Guide for past known issue logs and ISE support information.

LogiCORE XAUI Core IP Page:

http://www.xilinx.com/products/ipcenter/XAUI.htm

Solution

General Information

Supported devices can be found in the following three locations:

For a list of new features and added device support for all versions, see the Change Log file available with the core in Vivado design tools.

Version Table

This table correlates the core version to the first Vivado design tools release version in which it was included.

Core VersionVivado Tools Version
v12.2(Rev.6)2016.3
v12.2(Rev.5)2016.2
v12.2(Rev.4)2016.1
v12.2(Rev.3)2015.4
v12.2 (Rev. 2)2015.3
v12.2 (Rev. 1)2015.2
v12.22015.1
v12.1 (Rev. 4)
2014.4
v12.1 (Rev. 3)
2014.3
v12.1 (Rev. 2)2014.2
v12.1 (Rev. 1)
2014.1
v12.12013.4
v12.02013.3
v11.0 (Rev. 1)2013.2
v11.02013.1
v10.42012.2
v10.32012.1


General Guidance

The table below provides Answer Records for general guidance when using the LogiCORE XAUI core.

Answer RecordTitle
(Xilinx Answer 38279)Ethernet IP Solution Center
(Xilinx Answer 33596)XAUI Frequently Asked Questions (FAQ)
(Xilinx Answer 55077)Ethernet IP Cores - Design Hierarchy in Vivado


Known and Resolved Issues

The following table provides known issues for the XAUI core, starting with v11.0, initially released in the Vivado 2013.1 tool.

Note: The "Version Found" column lists the version the problem was first discovered.

The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Answer RecordTitleVersion FoundVersion Resolved
(Xilinx Answer 66941)DXAUI Core Example Design fails in Simulationv12.2(Rev.2)v12.2(Rev.3)
UltraScale - GTRXRESET required after entering or exiting GT Near-end PMA loopbackv12.0v12.2
(Xilinx Answer 62354)GTRXRESET toggles when using transceiver debug PRBS inputs v12.0v12.2
(Xilinx Answer 62351)GTP and GTH - Simulation not supported with Unifast model or SIM_GTRESET_SPEEDUPv10.4NA
(Xilinx Answer 59912)Additional XDC constraints for the MDIO signal inputs to ease timing closure v12.1v12.1 (Rev. 1)
(Xilinx Answer 59292)TX Phase Alignment statemachine not reset on falling edge of powerdown v12.0
v12.1 (Rev. 1)
(Xilinx Answer 59861)GTP and GTH - Production reset DRP sequence could get in hung state that requires reconfiguration to recover v12.0v12.1 (Rev. 1)
(Xilinx Answer 59860)7 Series GTP/GTH - Update to hold off further resets to GTs during reset_in_progress v12.0v12.1 (Rev. 1)
(Xilinx Answer 58083)Update to 7 Series GTX Transceiver attribute - RXDFEXYDEN v10.4v12.0
(Xilinx Answer 56312)Update to 7 Series GTP/GTH reset logic v11.0 (Rev. 1)v12.0
(Xilinx Answer 55132)Artix-7 - 20G DXAUI - Marginal timing seen v11.0Work-around in Answer Record
(Xilinx Answer 55837)Update to RX termination for 7 Series GTP and GTHv11.0v11.0 (Rev. 1)
(Xilinx Answer 55226)Critical Warning - No cells match DRP path for false path constraint v11.0v11.0 (Rev. 1)
(Xilinx Answer 55009)7 Series GTX/GTH/GTP Transceivers - TX Sync Controller Change for Phase Alignment in Buffer Bypass Mode v10.4v11.0
(Xilinx Answer 53779)Virtex-7 GTH Transceiver - RX Reset Sequence Requirement for Production Silicon v10.4v11.0
(Xilinx Answer 53561)Artix-7 - RX Reset Sequence Requirement for Production Siliconv10.4v11.0
(Xilinx Answer 50848)7 Series GT Transceivers - Reset maybe needed after disabling Loopbackv10.3v11.0
(Xilinx Answer 50795)7 Series - Timing failures might occur in XAUI Example Designv10.4v11.0


Linked Answer Records

Child Answer Records

Associated Answer Records

AR# 54666
Date Created 02/28/2013
Last Updated 10/13/2016
Status Active
Type Release Notes
Tools
  • Vivado Design Suite - 2013.1
IP
  • XAUI