We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54817

ILA 2.0 - Debug IP from 2012.x does not appear in 2013.1


Projects which included debug IP generated in the 2012.2 to 2012.4 versions of Vivado (ILA 2.0) will not contain debug IP if they are resynthesized in 2013.1.

The ChipScope XML file, created during the initial insertion flow, will not be accounted for if the synthesis is reset in 2013.1 and run again.


To include the debug IP in a re-synthesized project in 2013.1, you must open the ILA 2.1 Wizard and re-insert the debug IP as desired.

AR# 54817
Date Created 03/08/2013
Last Updated 09/26/2013
Status Active
Type Known Issues
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2012.1
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.4
  • Integrated Logic Analyzer