UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54902

Virtex-7 FPGA Gen3 Integrated Block for PCI Express - IES/GES Devices Support in Vivado 2013.1 and ISE Design Suite 14.5

Description

Are IES/GES devices supported for the Virtex-7 FPGA Gen3 Integrated Block for PCI Express core in Vivado 2013.1 and ISE Design Suite 14.5? 

Solution

IES device support for Virtex-7 FPGA Gen3 Integrated Block for PCI Express core is limited to Vivado 2012.3, ISE 14.3, and ISE 14.4 (v1.3) design tools.

For GES device support, see the table below:

GES Device Support in Vivado 2013.1 / ISE 14.5 Design Tools Support in Vivado 2012.4 / ISE 14.4 Design Tools
XC7VX1140T No Yes (Vivado only)
XC7VX690T No Yes
XC7VH580T Yes* Yes
XC7VH870T Yes* Yes

*The core customization GUI will only allow the 'Production' option to be selected in the Silicon Revision. However, the wrapper generated for a production device will also work on a GES device.

Revision History
04/03/2013 - Initial release
05/30/2013 - Updated with information specific to VX690T/VX1140T/VH580T/VH870T GES

Linked Answer Records

Master Answer Records

AR# 54902
Date Created 03/13/2013
Last Updated 04/30/2014
Status Active
Type Known Issues
IP
  • Virtex-7 FPGA Gen3 Integrated Block for PCI Express (PCIe)