UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5491

1.5i Virtex Map - ERROR:baste:301: The RLOC value of R0C0.S1 on component D creates a macro that is too large for the device

Description

Keywords: map, 1.5i, baste, 301, rloc, too, large

Urgency: Standard

General Description:
Using the following command lines causes a Map Error:
ngdbuild b -p virtex
map -pr b b -p vc150-bg352-4

Solution

This error occurrs when a flop with a CLB RLOC attribute is incorrectly
packed into an IOB component based on use of the "-pr b" switch (pack
registers in IOBs). The error can be avoided by not using the -pr switch.

A work around is to use IOB attributes on flops to control register packing
rather than -pr swith:

INST "io_reg" IOB = TRUE;
INST "non_io_reg IOB = FALSE;


This problem has been fixed for the 2.1i release which is due to be begin
shipping in June, 1999.
AR# 5491
Date Created 01/27/1999
Last Updated 04/25/2000
Status Archive
Type General Article