We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54915

Vivado IP Packager - After creating and packaging an IP, I get errors in implementation that the IP core is a black box, why?


I create a custom IP and add it to the IP Catalog, however when I generate a core from this IP and add it to a Vivado project it appears to stay a black box.
Synthesis completes but makes this core a black box.

From the synthesis report I can see the following:

INFO: [Synth 8-637] synthesizing blackbox instance 'U0' of component 'ramsp' [f:/project_1/project_1.srcs/sources_1/ip/ramsp_0/synth/ramsp_0.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'ramsp_0' (1#1) [f:/project_1/project_1.srcs/sources_1/ip/ramsp_0/synth/ramsp_0.vhd:70]

However, implementation fails due to the following black box related errors:

[Opt 31-30] Blackbox U0 (ramsp) is driving pin I of primitive cell dataout_OBUF[0]_inst. This blackbox cannot be found in the existing library.

Why does this occur and how can this be avoided?


This can occur when the main file in the IP package is marked as an include file in the IP Packager.


Uncheck this box in the IP Package and re-generate the IP core. 

Then remove the original IP core from the previous package from the Vivado project and add a new modified version.

To ensure that this has worked, look at the Sources pane in the Vivado project and expand the IP source. 

All sources should be referenced and none should contain a question mark.




AR# 54915
Date Created 03/14/2013
Last Updated 01/14/2015
Status Active
Type General Article
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2012.3
  • Vivado Design Suite - 2012.2
  • Vivado Design Suite - 2012.1