UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 54927

Vivado - How to export netlist for synthesized result?

Description

How do I export the synthesized netlist?

Solution

You can use the "write_edif" command to write out the netlist for the synthesized design.

Alternatively, open the synthesized design, and select File > Export > Export Netlist.

AR# 54927
Date Created 03/14/2013
Last Updated 12/12/2014
Status Active
Type General Article
Tools
  • Vivado Design Suite