UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55011

MIG 7 Series DDR3 - PRBS Read Leveling Debug signals are not connected to dbg_dqs VIO control

Description

Version Found:   v1.8
Version Resolved: For ISE, see (Xilinx Answer 45195).
                                  For Vivado, see (Xilinx Answer 54025)

The MIG 7 Series DDR3 design includes a "Debug Signals" option which generates ChipScope ILA and VIO cores with connections to the appropriate debug signals within the design. The VIO includes a DQS byte select to force the debug outputs shown in the ChipScope tool to be related specifically to the byte on dbg_dqs. For PRBS Read Leveling calibration, dbg_dqs is not connected and therefore, the results shown will be for the last byte group calibrated.

Solution

While the dbg_dqs select cannot be used, the full count values can be analyzed to see how the stage completed.
AR# 55011
Date Created 03/20/2013
Last Updated 09/06/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series