We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55020

Vivado - resize_port_bus fails when resizing a declining index bus to a single element bus


When resizing a declining index bus to a single element bus, Vivado hangs for approximately two minutes and then does not completely resize the bus. 

The following is an example:

%create_port porta -direction in -from 2 -to 0

%resize_port_bus porta -from 0 -to 0

%get_ports porta

-porta[1] porta[0]


This issue will be resolved in a future release. 

In the meantime, a simple workaround for this issue is to first resize the bus to an increasing index bus like the example below:

%create_port porta -direction in -from 2 -to 0
%resize_port_bus porta -from 0 -to 2
%resize_port_bus porta -from 0 -to 0
%get_ports porta
AR# 55020
Date Created 03/21/2013
Last Updated 10/01/2014
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Vivado Design Suite - 2012.4