UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55038

LogiCORE 10-Gigabit Ethernet MAC v12.0 - VHDL - Internal XGMII interface; tx_dcm_locked port not driven in example design

Description

In the 10-Gigabit Ethernet MAC v12.0 Internal XGMII interface VHDL example design, the tx_dcm_locked input to the physical interface block is not driven. 

This results in the example design simulation not completing.

Solution

To work around this issue, change the tx_dcm_locked input for ten_gig_eth_mac_0_physical_if in the core_name_example_design.vhd file.

from

tx_dcm_locked => tx_dcm_locked_reg,

to

tx_dcm_locked => tx_dcm_locked,

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54252 LogiCORE IP 10G Ethernet MAC - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 55038
Date Created 03/21/2013
Last Updated 09/22/2014
Status Active
Type Known Issues
IP
  • 10 Gigabit Ethernet Media Access Controller