UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55066

LogiCORE IP Spartan-6 FGPA Triple-Rate Serial Digital Interface (SDI) v1.0 - Why does UG824 Figure 3.1 show TXUSRCLK connected to gtp_txusrclk2 and TXUSRCLK2 connected to gtp_txusrclk?

Description

Why does UG824 Figure 3.1 show TXUSRCLK connected to gtp_txusrclk2 and TXUSRCLK2 connected to gtp_txusrclk?

Solution

This is a known issue in UG824.

TXUSERCLK should connect to gtp_tx_userclk and TXUSRCLK2 should connect t0 gtp_txusrclk2.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
42805 LogiCORE IP Spartan-6 FPGA Triple-Rate SDI (Serial Digital Interface) - Release Notes and Known Issues N/A N/A
AR# 55066
Date Created 03/22/2013
Last Updated 08/01/2014
Status Active
Type General Article
Devices
  • Spartan-6
IP
  • SMPTE SD/HD/3G-SDI