UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55076

Timing relationship for the RST, PWRDWN, LOCKED ports of the MMCM

Description

What is the Timing relationship for the RST, PWRDWN, LOCKED ports of the 7-series MMCM ?

Solution

RST, PWRDWN and LOCKED are asynchronous signals. There is no timing relationship between them. The recomendation is to wait for the LOCKED signal to go High before starting any operation with the clocks on the MMCM.

LOCKED will go LOW when RST/PWRDWN is asserted.

The PWRDWN cannot be used like the RST since it powers down the internal regulators.

For minimum pulse requirement on the RST/PWRDWN, please refer to the data sheet.

For MMCM Maximum Lock time, please refer to the data sheet.

AR# 55076
Date Created 03/22/2013
Last Updated 03/27/2013
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7
  • Artix-7