UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5508

Timing Simulation: How to Generate the Testfixture file, time_sim.tv, for an existing implementation

Description

Keywords: testfixture, timing simulation, modelsim, time_sim.tv, ngd2ver

Urgency: Standard

General Description:

An existing implementation of a large design did not generate
a testfixture file, time_sim.tv, for whatever reason. This may
be an afterthought for some designers who may not want
to run through the entire implementation again just for this
file.

Solution

Solution:
+ Open a command prompt.
+ Goto the rev directory of existing implentation
+ Type the following on the command line:
ngd2ver -w - tf projname.nga time_sim.v
+ The timing simulation files will be regenerated, and will include the
time_sim.tv file.
AR# 5508
Date Created 09/01/2007
Last Updated 06/13/2002
Status Archive
Type ??????