UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55129

MIG 7 Series QDRII+ - Cypress memory model fails simulation for designs with Burst Length(BL) = 2 and Data Width = 18

Description

Version Found: v1.5
Version Resolved: See (Xilinx Answer 45195) and (Xilinx Answer 54025)

Cypress memory models fail simulation with watch dog timer errors during calibration for MIG QDRII+ designs with BL=2 and DATA_WIDTH=18.

Solution

This is a known issue with the Cypress BL2 memory model and can be worked around by making the following changes in the CY7C25442KV18.v model:

Change:

always @(posedge IoutClk)
  begin
    if (rpen_o_o == 0)
      chip_oe = `tchz 1;
    else
      chip_oe = `tchz 0;
  end

To:

always @(posedge IoutClk)
  begin
    if (rpen_o == 0)
      chip_oe = `tchz 1;
    else
      chip_oe = `tchz 0;
  end

Revision History
04/03/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 55129
Date Created 03/25/2013
Last Updated 10/15/2014
Status Active
Type Known Issues
Devices
  • Kintex-7
  • Artix-7
  • Virtex-7
IP
  • MIG 7 Series