UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55132

LogiCORE XAUI v11.0 - Vivado - Artix-7 - 20G DXAUI - Marginal timing seen

Description

When using v11.0 XAUI core configured for 20G DXAUI, marginal timing has been seen when targeting Artix-7 devices. 

Solution

When small timing failures are seen, changing Vivado Synthesis and Implementation tool options have been seen to result in passing timing.  Some possibilities include:

  • In Implementation Settings under Place Design, set the directive to ExtraPostPlacementOpt.
  • In Synthesis Settings, change control_set_opt_threshold to 60.

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54666 LogiCORE IP XAUI - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 55132
Date Created 03/25/2013
Last Updated 06/04/2013
Status Active
Type General Article
IP
  • XAUI