^

AR# 55132 LogiCORE XAUI v11.0 - Vivado - Artix-7 - 20G DXAUI - Marginal timing seen

When using v11.0 XAUI core configured for 20G DXAUI, marginal timing has been seen when targeting Artix-7 devices. 
When small timing failures are seen, changing Vivado Synthesis and Implementation tool options have been seen to result in passing timing.  Some possibilities include:

- In Implementation Settings under Place Design, set the directive to ExtraPostPlacementOpt.
- In Synthesis Settings, change control_set_opt_threshold to 60.

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54666 IP Release Notes and Known Issues for LogiCORE XAUI for Vivado 2013.1 and Forward N/A N/A
AR# 55132
Date Created 04/01/2013
Last Updated 04/01/2013
Status Active
Type General Article
IP
  • XAUI
Feed Back