We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55135

Vivado Synthesis - Unsupported SystemVerilog Constructs


This answer record lists the SystemVerilog constructs and features that are not supported by Vivado Synthesis.


Vivado Synthesis does not support the following SystemVerilog supported constructs and features:

  • Alias
  • Arrays of Interfaces
  • Dynamic Arrays
  • Assert Statements
  • Class
  • Virtual Ports
  • Virtual Functions
  • Unpacked Unions
  • Tagged Unions in Loops
  • Hierarchical reference to any interface with a given modport name - For example: interface_name.modport_name reference_name


AR# 55135
Date Created 03/25/2013
Last Updated 10/08/2014
Status Active
Type Known Issues
  • Vivado Design Suite