We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55150

14.5 - EDK - SDK - Program FPGA while board is up and running causes suspension of SoC cores


Programing FPGA (Xilinx Tools -> Program FPGA) while the board is running causes the suspension of the SoC cores.

What is the work-around for this issue?


To work around this issue follow the steps below:

  1. After the FPGA bitstream is downloaded successfully, Start "Debug Perspective" in SDK.

  2. Once in "Debug perspective", open "Debug Configurations".

  3. Create a new configuration under Xilinx_TCF.

  4. Click on Debug.

  5. One of the Cores will now be in a suspended state.

  6. Click Resume (F8), and the core will be in a running state again.
AR# 55150
Date Created 03/26/2013
Last Updated 05/22/2014
Status Active
Type General Article
  • Zynq-7000
  • EDK - 14.4