UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55206

2013.1 - Vivado Timing - Excessive Runtime for get_timing_paths command

Description

In some large designs, it can take over 20 minutes to query the database for 1000 nets.

Solution

This has been addressed and fixed in 2013.2. For the same number of nets, the time is now less than a minute.
AR# 55206
Date Created 03/27/2013
Last Updated 08/06/2013
Status Active
Type General Article
Devices
  • FPGA Device Families
Tools
  • Vivado Design Suite
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2013.1