The Vivado flow does constraint validation by default when synthesis is called. The constraint validation time can take longer during synthesis stage. Xilinx recommends that users not provide XDC constraints during early RTL development and cleanup stages. These can be included later when timing closure of implementation is being worked on.
Work is in progress to reduce the long constraint validation times permanently in future releases.