UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55260

Design Assistant for Vivado Synthesis - XDC Synthesis Attributes and Timing Constraints Support

Description

This answer record contains child answer records covering XDC Synthesis attributes and timing constraints supported by Vivado Synthesis. The answer records provide coding examples for these supported XDC synthesis attributes and timing constraints. The answer record also contains information related to known issues and good coding practices.

Note: This answer record is a part of the Xilinx Solution Center for Vivado Synthesis (Xilinx Answer 55265), which is available to address all questions related to Vivado Synthesis. Whether you are starting a new design or troubleshooting a problem, use the Solution Center for Vivado Synthesis to guide you to the right information.

Solution

The XDC synthesis attributes and timing constraints answer records are as follows:


(Xilinx Answer 55245)Design Assistant for Vivado Synthesis - XDC Synthesis Attributes Support - SHREG_EXTRACT, ROM_STYLE, RAM_STYLE, MAX_FANOUT
(Xilinx Answer 55249)Design Assistant for Vivado Synthesis - XDC Synthesis Attributes Support - MARK_DEBUG, KEEP_HIERARCHY, IOB, USE_DSP48
(Xilinx Answer 55251)Design for Vivado Synthesis - XDC Synthesis Attributes Support - DONT_TOUCH, BUFFER_TYPE
(Xilinx Answer 55254)Design Assistant for Vivado Synthesis - XDC Timing Constraints Support

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
55264 Xilinx Solution Center for Vivado Synthesis - Design Assistant N/A N/A

Child Answer Records

AR# 55260
Date Created 03/30/2013
Last Updated 09/26/2016
Status Active
Type Solution Center
Tools
  • Vivado Design Suite