We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55350

AXI Bridge for PCI Express v1.06.a - The core in EP mode fails with corrupted data written to memory when configured for x4Gen2 on Zynq devices


Version Found: v1.06.a
Version Resolved and other Known Issues: See (Xilinx Answer 44969)

When the AXI Bridge for PCI Express v1.06.a core is configured as x4Gen2 Endpoint for Zynq devices, the corrupted data is written to memory.


This is a known issue and will be fixed in the next release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
04/03/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
44969 AXI Bridge for PCI Express - Release Notes and Known Issues for All Versions up to ISE 14.7 N/A N/A
AR# 55350
Date Created 04/03/2013
Last Updated 04/04/2013
Status Active
Type Known Issues
  • Zynq-7000
  • AXI PCI Express (PCIe)