UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55357

7 Series Integrated Block for PCI Express v1.8 - How do you allow messages and legacy interrupts to be routed to the root port?

Description

If generating legacy interrupt messages, the root complex receives interrupt messages but the corresponding control signals (tvalid, tkeep, tuser, etc.) do not assert.

Solution

To enable message routing, the ENABLE_MSG_ROUTE attribute needs to be set to the following value:

parameter [10:0] ENABLE_MSG_ROUTE = 11'b00000001000,

PCI Express Endpoint Implementation

For this implementation, in simulation, DSPORT (Xilinx Root Complex simulation model) will be the root complex.
Users will need to find and edit the ENABLE_MSG_ROUTE attribute as shown above in the /<project_directory>/<core_directory>/simulation/dsport/pcie_2_1_rport_7x.v(hd) file.

PCI Express Root Port Implementation

Users will need to find and edit the ENABLE_MSG_ROUTE attribute as shown above in their Root Port PCIe core top level located at: /<project_directory>/<core_directory>/source/<core_name>.v(hd) file.

Revision History
5/7/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 55357
Date Created 04/03/2013
Last Updated 08/26/2013
Status Active
Type Known Issues
IP
  • 7 Series Integrated Block for PCI Express (PCIe)