We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55374

14.4 AXI BFM - Required AXI parameters are missing in AXI3/4 BFMs, which results in an error setting up the AXI interconnect or hanging the simuation


C_<BUSIF>_SUPPORTS_THREADS and C_<BUSIF>_THREAD_ID_WIDTH are required AXI parameters in an AXI Master device. But, these are missing in the AXI3 and AXI4 Master BFM .mpd files provided with EDK. 

Some logic in platgen/simgen seems to use these parameters to compute the parameters passed to the AXI Interconnect instance. In detail, these are the AXI interconnect parameters C_S_AXI_THREAD_ID_WIDTH and C_AXI_ID_WIDTH. Without these parameters set correctly, the AXI Interconnect is not instantiating any ID sampling/propagation logic as stated in DS768, LogiCORE IP AXI Interconnect (v1.06.a), page 44 , "Design Parameters -> AXI Interconnect Parameter Usage -> ID Ranges".

Also, the AXI3 Master and Slave BFMs do not have WID connected.

This issue also affects 14.5; and will be fixed in 14.6 EDK.


To fix the issue, you can download the attached "fixed" AXI BFMs and place them in the pcores directory.


Associated Attachments

Name File Size File Type
pcores.zip 274 KB ZIP
AR# 55374
Date 07/22/2013
Status Active
Type General Article
  • Spartan-6
  • Kintex-7
  • Artix-7
  • More
  • EDK - 14.4
  • EDK - 14.5
  • AXI Bus Functional Model
Page Bookmarked