UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5540

1.5i Virtex PAR - Placer seg faults when both list and single LOC csts applied to a TBUF set.

Description

Design contains nets that are driven by two TBUFs. On each of these TBUF nets, one of the TBUFs is LOC'ed to a single location on the right-side of the chip. List constraints are applied to the second TBUF and these constraints direct it towards the left-side of the chip. Placer core dumps during the random drop initial placement.

Solution

A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htm
AR# 5540
Date Created 08/31/2007
Last Updated 10/21/2008
Status Archive
Type General Article