We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 5545

1.5i Back Annotation - Ngdanno creates a dangling net in a design.


This problem can be traced back to the ngdbuild models for the LUT1* components. Since NGD ROM primitives must have at least 2 inputs, a second input is added during ngdbuild and is never connected. A simple change to the ngdbuild models in unipro.ngl (add TIEOFF props to the 2nd input on all LUT1 models) seems to solve the problem.


A fix for this problem is included in the 1.5i Service Pack 1. For details
on this Service Pack see http://www.xilinx.com/techdocs/5514.htm
AR# 5545
Date Created 08/31/2007
Last Updated 06/13/2002
Status Archive