UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55467

LogicoreIP Aurora 64B66B v8.0 - Incorrect GTX RX Delay Attribute

Description

When generating an Aurora 64b66b v8.0 core in the Vivado 2013.1 tool, RX Delay attributes of GTX are not set correctly. This answer record helps with the correct attribute settings required.

Solution

The core will automatically set the RX Delay attributes as follows:

RXDDIEN                = tied_to_vcc
RXDLYBYPASS      =  tied_to_ground

According to the GTX User Guide, these attributes should be set as follows when RX Buffer is in use:

RXDDIEN                = tied_to_ground
RXDLYBYPASS      =  tied_to_vcc

Revision History:
4/22/2013 - Initial Release
AR# 55467
Date Created 04/09/2013
Last Updated 04/22/2013
Status Active
Type Known Issues
IP
  • Aurora 64B/66B