We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55503

JESD204 V4.0 - Vivado - Setting Rx Lanes in use to less than the value chosen during configuration causes Rx Data Valid not to be asserted correctly


When the core is configured in one of the following modes:

  • Receive Core
  • Shared Core with Receiver in use

  • The number of lanes used is less than the number chosen when generating the core (selected by setting the rx_lanes_in_use register to a value less than the default),
the core will not output data on the AX4-Stream interface as expected, the rxN_tvalid signal(s) will not be asserted by the core.


It is recommended to select the correct number of lanes during core generation for the device connected to the core. If this is not possible, then create a Webcase to request an update to the IP. This will be resolved in a later version of the core.

Revision History:
04/11/13 - Initial Release 

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54480 LogiCORE IP JESD204 - Release Notes and Known Issues for Vivado 2013.1 and newer tools N/A N/A
AR# 55503
Date Created 04/11/2013
Last Updated 06/12/2013
Status Active
Type General Article
  • JESD204