We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55508

7 Series Integrated Block for PCI Express v1.9 - Provided NCSIM simulation script with the example design does not work


Version Found: v1.9
Version Resolved and other Known Issues: (Xilinx Answer 40469)
When running example design simulation in NCSIM with the provided script, the simulation does not work.


This is a known issue and is scheduled to be fixed in a future release of the core.

To work around this issue, follow these steps:

1. Copy cds.lib and hdl.var into /pcie_7x_v1_9/simulation/functional/
   cp -rf <>/clibs/ius/12.2/lin64/lib/cds.lib ./ 
   cp -rf <>/clibs/ius/12.2/lin64/lib/hdl.var ./
2. Add the below two lines in cds.lib file.
   UNDEFINE work
   DEFINE work ./work
3.    ./simulate_ncsim.sh

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
04/10/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 55508
Date Created 04/11/2013
Last Updated 08/26/2013
Status Active
Type Known Issues
  • 7 Series Integrated Block for PCI Express (PCIe)