UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55535

Vivado 2013.1 - PS_SRST, PS_CLK and PS_PORB are shown as INOUT in the Vivado IP Integrator

Description

PS_SRST, PS_CLK and PS_PORB are shown as INOUT in the Vivado IP Integrator. However, in the Zynq documentation these are described as Input. 

Solution

This is a bug in the IP Integrator GUI; the PS_SRST, PS_CLK and PS_PORB pins should be set to Input.
AR# 55535
Date Created 04/12/2013
Last Updated 04/12/2013
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • Vivado Design Suite - 2013.1
IP
  • Processing System 7