UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55537

7 Series Integrated Block for PCI Express v1.9/v2.0 - How do you generate the core for production Zynq devices?

Description

Version Found: v1.9/v2.0
Version Resolved and other Known Issues: See (Xilinx Answer 40469) for v1.9; (Xilinx Answer 54643) for v2.0

In Vivado 2013.1 and ISE 14.5 design tools, the core customization GUI allows you to select only 'Initial ES' and 'General ES' when generating the core for Zynq devices. How do I target production Zynq silicon?

Solution

For production Zynq silicon, please use the General ES (GES) option. The wrapper for both General ES and Production is the same. The GUI option will be fixed  in the next release of the core.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
05/02/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 55537
Date Created 04/12/2013
Last Updated 08/27/2013
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • ISE Design Suite - 14.5
  • Vivado Design Suite - 2013.1
IP
  • 7 Series Integrated Block for PCI Express (PCIe)
Boards & Kits
  • Zynq-7000 All Programmable SoC Boards and Kits