UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55583

14.5 EDK, Chipscope_AXI_Monitor - ERROR:EDK:4073 - 24 bit-width connector assigned to 32 bit-width port

Description

When I connect chipscope_axi_monitor to an AXI4 Streaming interface that has DATA_WIDTH = 24, DRC shows the error:

 ERROR:EDK:4073 - 24 bit-width connector assigned to 32 bit-width port

Solution

The workaround is to manually change the .MHS, modifying the following parameter of the chipscope_axi_monitor core:

BEGIN chipscope_axi_monitor
PARAMETER C_MON_AXI_S_TDATA_WIDTH = 24
AR# 55583
Date Created 04/17/2013
Last Updated 05/22/2013
Status Active
Type Known Issues
Tools
  • EDK - 14.5
IP
  • ChipScope AXI Monitor