UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55656

2013.1 Vivado Pin Planning - Drive strength is set to the default value, which is not valid for some types of IOSTANDARD.

Description

In my design, I set some outputs (dout[*]) to HP bank with IOSTANDARD LVCMOS12.
 
However, I do not specify the DRIVE strength of these ports.
 
In the synthesized design, the tool automatically sets the DRIVE to 12.
 
This causes place_design errors similar to the following:

[Place 30-328] The LVCMOS12 I/O standard does not support a drive strength of 12 in bank 40.
Move the following ports or change their properties:
dout[0], dout[1], dout[2], dout[3]

Solution

Per the 7 series SelectIO User Guide, LVCMOS12 with DRIVE 12 is not supported for outputs in a HP bank.


"For 7 series, the default is always 12, user needs to change this if they want to place in a bank that doesn't support it, should be less of an issue in 8 series as well."

 

To work around this issue, set the DRIVE strength of these ports explicitly to a valid value.

AR# 55656
Date Created 04/23/2013
Last Updated 03/24/2015
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2012.3