UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55673

write_bitstream - Bitstream masking issue affecting Readback CRC and SEM IP in designs using 7 series GTs

Description

This answer record includes resolutions for two issues. The patch files attached at the end of this answer record include both required fixes.

  • In Vivado 2013.1, 2012.3, and 2012.4 design tools, the ECC calculation might be incorrect for devices that have the right most column as GT columns and the user design utilizes the GT in the column. This could result in a potential block RAM error if Readback CRC is enabled with the SEM IP. If SEM IP is included in the user design, the IP can be stuck in initialization stage.
  • In Vivado 2013.1, 2012.3, and 2012.4 design tools, there can also be false errors flagged on SEM IP or Readback CRC due to incorrect masking applied to GT columns in the device.

Both issues are resolved in the Vivado 2013.2 Design Suite for non SSI parts.

For SSI parts, issue is resolved in Vivado Design Suite 2013.3.

Solution

It is not recommended to enable Readback CRC when the SEM IP is included in a design. The features include redundant functionality. SEM IP is not tested with Readback CRC enabled.

To work around this issue, a patch can be applied to your installation. Any design using Readback CRC or the SEM IP core should re-run Bitgen or write_bistream using a patched version of the tools.

Vivado Design Suite 2013.1

Following are installation instructions that can be applied across all platforms:

  1. Download the AR55673_2.zip attachment at the end of this answer record.
  2. Extract the archive to your <User defined path to Vivado install>/Vivado/2013.1 directory.


Vivado Design Suite 2012.4

Following are installation instructions that can be applied accross all platforms

  1. Download the AR55673_2012.4.zip attachment at the end of this answer record.
  2. Extract the archive to your <User defined path to Vivado install>/Vivado/2013.1 directory.


ISE Design Suite 14.4

Following are installation instructions:

  1. Download the AR55673_14.4.zip attachment at the end of this answer record.
  2. Extract the archive to your <User defined path to ISE install>\14.4\ISE_DS directory.

 

SSI device user: Vivado Design Suite 2013.2

User that use Readback CRC or SEM IP need to use 2013.3 tool. It is supported to only apply write_bitstream with 2013.3 of design that completed place and route in 2013.2.

Attachments

Associated Attachments

Name File Size File Type
AR55673_14.4.zip 35 MB ZIP
AR55673_2012.4.zip 45 MB ZIP
AR55673_2.zip 43 MB ZIP

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54642 Soft Error Mitigation IP Core - Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 55673
Date Created 04/23/2013
Last Updated 02/18/2014
Status Active
Type General Article
Devices
  • Virtex-7
  • Kintex-7
  • Artix-7
Tools
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2012.4
  • Vivado Design Suite - 2012.3
  • ISE Design Suite - 14