We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55692

Vivado IP Integrator - Tcl commands to preserve or recreate a Block Design (BD)


Can Tcl commands be used to create an IP Integrator design?


Vivado IP Integrator provides the ability to generate IP Integrator Tcl command script files based on an IP Integrator design.

The 'write_bd_tcl' command can be used to generate a Tcl file which details the IP Integrator design.

For example:

write_bd_tcl temp.tcl

The command will generate a Tcl file called 'temp' that will detail the design including interface ports, instances, and interface connections.

This Tcl file can then be edited directly to manipulate the design, for example, to make connections, create instances, and set properties.

This design or any design can be loaded into a project using the 'source' command in the Tcl console.

source temp.tcl

This flow provides the ability to use IP Integrator Tcl commands to manipulate designs without use of the IP Integrator GUI.

AR# 55692
Date 08/28/2017
Status Active
Type General Article
  • SoC
  • FPGA Device Families
  • Vivado Design Suite - 2013.1
Page Bookmarked