We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55697

2015.3 Packaging/Timing - How do I calculate the package flight time for my device using Vivado?


How can I calculate the package delay / package flight time for my device using Vivado?


We do not give trace length data, but rather give the delay in time, as it is the most accurate way to estimate true package delay.

1) Open any design in Vivado, either RTL, Netlist or Implemented. Then select Export > I/O Ports > CSV.

You will see all of the min and max package delays for each pin.

The min/max trace delays are also displayed in the Package Pins window for every package pin within two separate columns.

Similarly you can select File->Export I/O ports to get a CSV type spreadsheet with the delays included.

2) If there is no project you can use the following Tcl commands:

link_design -part <part_number>
write_csv <file_name>

For Example:

link_design -part xc7k410tffg900-2
write_csv flight_time
AR# 55697
Date Created 04/24/2013
Last Updated 10/07/2015
Status Active
Type General Article
  • Vivado Design Suite