UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55759

2013.1 Vivado IP Integrator - BSP fails during Libgen in SDK for systems containing AXI INTC with external interrupts

Description

I am building simple Vivado IP Integrator designs with AXI INTC blocks with external ports connected via the CONCAT IP. However, when exported to SDK and build a BSP, the BSP fails during Libgen with the following error:

Running generate.

ERROR:EDK - xget_handle PARENT : A NULL handle was provided
ERROR:EDK - intc () - expected integer but got ""
ERROR:EDK:3416 - Error(s) while running TCL procedure generate().
make: *** [microblaze_1/lib/libxil.a] Error 2

make: Target `all' not remade because of errors.


How can this be fixed?

Solution

To work around this issue, open the XML file in the SDK hardware platform in a text editor, as shown in the image below:

Then, navigate to the declaration of the external interrupt port and change all references of:

  External Ports_In0

To:

  External_Ports_In0

Once this is done for all the external ports connected to the AXI INTC, save the XML and rebuild the BSP.

AR# 55759
Date Created 04/27/2013
Last Updated 04/30/2013
Status Active
Type General Article
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
Tools
  • Vivado Design Suite - 2013.1