UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 55909

7 Series Integrated Block for PCI Express v1.9 - Designs for Artix-7 devices might not meet timing if implemented on ISE design tools

Description

Version Found: v1.9
Version Resolved and other Known Issues: See (Xilinx Answer 40469)

If generating the 7 series Integrated Block for PCI Express v1.9 core for Artix-7 devices and implementing in ISE 14.5 design tools, the design might not meet timing.

Solution

This is a known issue and is not scheduled to be fixed.

It is advised that you generate and implement Artix-7 FPGA designs in the Vivado design suite. There is no such timing issues when implemented in Vivado tools.

Note: "Version Found" refers to the version where the problem was first discovered. The problem might also exist in earlier versions, but no specific testing has been performed to verify earlier versions.

Revision History
05/23/2013 - Initial release

Linked Answer Records

Master Answer Records

AR# 55909
Date Created 05/08/2013
Last Updated 12/16/2013
Status Active
Type Known Issues
IP
  • 7 Series Integrated Block for PCI Express (PCIe)