UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56042

Vivado System Generator - Migrating from ISE Sysgen or Vivado 2012.4 to later Vivado versions may lead to different pinout on the HDL generated, no CE pin created in 2013.1 or later

Description

My ISE System Generator project included a CE pin at the top level of the Sysgen block in the HDL file generated. 

This was connected in my overall system. I have now migrated my design from ISE or Vivado 2012.4 to Vivado 2013.1 and there are errors due to this CE pin being expected in the design.

Where has this pin gone?

Was this a planned modification?

How do I work around the issue?

Solution

The top level CE port was introduced in ISE System Generator, however that port was always left unconnected.

This was misleading to many customers as they thought it was truly a clock enable pin. 

As part of a System Generator re-write to support Vivado tools, this was removed and it will lead to possible issues with port matching in designs being migrated from ISE to Vivado design tools.

Customers will need to modify their original instantiations of the Sysgen project to remove the top level CE pin.

AR# 56042
Date Created 05/16/2013
Last Updated 04/17/2014
Status Active
Type General Article
Tools
  • System Generator for DSP
  • Vivado Design Suite - 2013.1
  • Vivado Design Suite - 2013.2
  • More
  • Vivado Design Suite - 2013.3
  • Vivado Design Suite - 2013.4
  • Vivado Design Suite - 2014.1
  • Less