We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56066

7 Series FPGAs GTX/GTH/GTP Transceivers: Optimal RX Buffer Settings - CLK_COR_MIN_LAT and CLK_COR_MAX_LAT


This answer record covers how to select the optimal settings for the RX buffer - CLK_COR_MIN_LAT and CLK_COR_MIN_LAT in the 7 Series FPGAs GTX/GTH/GTP Transceivers.


The CLK_COR_MIN_LAT and CLK_COR_MAX_LAT are attributes of the RX elastic buffer and impact clock correction, buffer latency and channel bonding. 

The 7 Series FPGAs Transceivers Wizard selects an optimal value for CLK_COR_MIN_LAT and CLK_COR_MAX_LAT based on the application requirements. These values selected by the wizard must be followed to maintain optimal performance and should not be overridden.

AR# 56066
Date Created 05/17/2013
Last Updated 05/22/2013
Status Active
Type General Article
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-7 HT