We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56117

7 Series GTX/GTH/GTP TX buffer bypass port settings mismatch with user guide


7 Series GTX/GTH/GTP TX Buffer bypass ports TXSYNCMODE, TXSYNCALLIN & TXSYNCIN are documented as "Reserved. Tie to 1'b0" in UG476 v1.9.1 and UG482 v1.5. However, 7 Series FPGAs Transceivers Wizard v2.6 or earlier does not set these ports to 1'b0. Can this wrong setting cause any issue?


TXSYNCMODE, TXSYNCALLIN and TXSYNCIN input ports are for only buffer bypass auto mode. For the buffer bypass manual mode, these ports are "Don't Care." Users can ignore the Wizard setting of these ports when using buffer bypass manual mode.

AR# 56117
Date Created 05/23/2013
Last Updated 06/18/2013
Status Active
Type General Article
  • Kintex-7
  • Virtex-7
  • Artix-7
  • 7 Series FPGAs Transceivers Wizard