We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56151

iMPACT, 7 series - When configuring SSIT devices StartupClk must be set to JtagClk to avoid delay between the startup of SLRs


If configuring an Stacked Silicon Interconnect Technology (SSIT) device over JTAG, my design does not start up as expected.

Can JTAG configurarion affect how my deisgn will initialize?


Delay between the startup of SLRs in an SSIT device can be seen after JTAG configuration. This will occur if the configuration startup clock is not set to JtagClk. For non-SSIT devices iMPACT the startup clock setting should have no affect on device initialization. However, for SSIT devices, the startup clock must be set to JTAG. The algorithm iMPACT uses will not start up all SLR at once unless JTAG clock is selected at bitstream generation. To do this:

-g startupclk:JtagClk

set_property BITSTREAM.STARTUP.STARTUPCLK JtagClk [current_design]

AR# 56151
Date Created 05/27/2013
Last Updated 05/28/2013
Status Active
Type General Article
  • Virtex-7
  • ISE Design Suite