UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56156

Zynq-7000 AP SoC, PS PLLs – What is the jitter on the FCLK when using the PLLs that reside in the PS?

Description

How much jitter is generated on the FCLK outputs?

Solution

The Processing System 7 block will derate the Zynq-7000 PL FCLK rate by 3% to include all jitter sources in the PS.

The following clock constraints are added to the Processing System 7 .xdc file upon generation of the output products:

create_clock -name clk_fpga_0 -period "20" [get_pins "PS7_i/FCLKCLK[0]"]
set_input_jitter clk_fpga_0 0.6
set_clock_groups -asynchronous -group {clk_fpga_0}

There are currently no plans to provide more specific representations of FCLK jitter.
AR# 56156
Date Created 05/27/2013
Last Updated 05/28/2014
Status Active
Type General Article
Devices
  • Zynq-7000
Tools
  • ISE Design Suite - 14.5
  • Vivado Design Suite - 2013.1
  • ISE Design Suite - 14.6
  • ISE Design Suite - 14.7
Boards & Kits
  • Zynq-7000 All Programmable SoC Boards and Kits