UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56168

LogiCORE DisplayPort v3.2 - Error in Simulation - Test Failed when targeting Artix-7

Description

While running simulations with DisplayPort v3.2 generated from ISE Design Suite 14.6 targeting Artix-7 devices, simulation failures might be observed with the latest GT models.

For example:

Line Number 130: # [INFO] TEST FAILED!

Solution

DisplayPort v3.2 does not include the Soft Fix for GT reset sequence logic (gtp_gtrxreset_seq module) for Artix-7 devices;

This has been updated in v4.0 of the core.

For Artix-7 devices it is recommended to use the Display Port v4.0 Rev1 or later, available in Vivado release 2013.2 or later due to changes in the DRP monitor for the GT.

Please see (Xilinx Answer 33258) for a detailed list of LogiCORE IP Display Port Release Notes and Known Issues.

Revision History:
5/28/2013 - Initial Release

Linked Answer Records

Master Answer Records

AR# 56168
Date Created 05/28/2013
Last Updated 08/26/2014
Status Active
Type General Article
Devices
  • Artix-7
IP
  • DisplayPort