UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56217

MIG 7 Series RLDRAM 3 - Reduced bus turnaround time

Description

Version Found: v1.8.a
Version Resolved: See (Xilinx Answer 54025)

The MIG 7 Series RLDRAM 3 v1.8.a design also uses a bus turnaround time of 8 CK/CK# cycles to account for input timing skew and data bus contention.

Solution

This latency can be reduced from 8 down to 4 to improve the turnaround latency and improve bus efficiency.

To change the bus turnaround latency, the following code changes must be done in mig_7series_v1_8_rld_mc.v:

Change

localparam WR_TO_RD_CHK = (MEM_TYPE=="RLD2_CIO" || MEM_TYPE == "RLD3") ? 8 : 0;
localparam RD_TO_WR_CHK = (MEM_TYPE=="RLD2_CIO" || MEM_TYPE == "RLD3") ? 8 : 0; //12

To

localparam WR_TO_RD_CHK = (MEM_TYPE=="RLD2_CIO" || MEM_TYPE == "RLD3") ? 4 : 0;
localparam RD_TO_WR_CHK = (MEM_TYPE=="RLD2_CIO" || MEM_TYPE == "RLD3") ? 4 : 0; //12

Note: The latency must be in multiples of 4 CK cycles as a result of the 1/4 rate memory controller.

Revision History
06/19/2013 - Initial release

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54025 MIG 7 Series - IP Release Notes and Known Issues for Vivado 2013.1 and newer tool versions N/A N/A
AR# 56217
Date Created 06/03/2013
Last Updated 10/01/2013
Status Active
Type Known Issues
Devices
  • Artix-7
  • Kintex-7
  • Virtex-7
IP
  • MIG 7 Series