We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56236

What verilog system tasks are supported in the Vivado Simulator (XSim)?


What Verilog system tasks are supported in the Vivado Simulator (XSim)?


Currently, the 2013.1 Vivado simulator supports all Verilog System Tasks except the following:

1) PLA modeling system tasks:

$async$and$array $async$and$plane
$async$nand$array $async$nand$plane
$async$or$array $async$or$plane
$async$nor$array $async$nor$plane
$sync$and$array $sync$and$plane
$sync$nand$array $sync$nand$plane
$sync$or$array $sync$or$plane
$sync$nor$array $sync$nor$plane

2) Extended VCD generation system tasks:


3) Newly added system tasks and functions in SystemVerilog.

Attmpting to use these system tasks will result in an error message

AR# 56236
Date Created 06/04/2013
Last Updated 06/04/2013
Status Active
Type General Article
  • Vivado Design Suite