We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56268

14.x PlanAhead - Crash while auto-placing all ports in a pin planning project


There is an intermittent issue that occurs in the PlanAhead tool that causes it to crash when selecting all ports of a design and placing the ports in a pin planning project using the "Place in Area" option.
The crash has been seen in a PlanAhead Virtex-5 FPGA project when adjusting the size of the rectangle after the ports have been placed.


This issue has been seen in the PlanAhead tool with the Virtex-5 FPGA design only.

Due to the intermittent nature and the unintended use model required to produce this crash, a fix is not planned for the PlanAhead tool.

To work around the issue, making a second attempt at placement should be successful. All work should be saved before attempting the port placement.

AR# 56268
Date Created 06/06/2013
Last Updated 10/09/2013
Status Active
Type Known Issues
  • Virtex-5
  • PlanAhead - 14