UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56292

LogiCORE LTE RACH Detector v2.0 - The C-model differs from the core in the least significant bits of the output

Description

The C-model for the LTE RACH detector v2.0 may exhibit bit inaccuracy in the least significant bits of the output. The failure can occur on all RACH configurations and will manifest as one or two bit errors in the least significant bits of the RACH output.

Solution

The current workaround is to ignore the least significant bits in any comparison of the output of the core and model.

For the LogiCORE IP LTE RACH Detector - Release Notes and Known Issues, see (Xilinx Answer 54487).

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
54487 IP Release Notes and Known Issues for LogiCORE 3GPP LTE RACH Detector core for Vivado 2013.1 and Forward N/A N/A
AR# 56292
Date Created 06/07/2013
Last Updated 06/26/2013
Status Active
Type General Article
Tools
  • Vivado Design Suite - 2013.2
IP
  • 3GPP LTE RACH Detector