UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56320

Zynq-7000 AP SoC ZC702 Evaluation Kit - UG850 (v1.1) Master UCF listing shows SYSCLK_N and SYSCLK_P as LVDS not LVDS_25

Description

The ZC702 Master UCF file listing given in UG850 (v1.1) lists the I/O standard for SYSCLK_N and SYCLK_P as LVDS.

What is the correct I/O standard for these signals?

Solution

SYSCLK_N and SYSCLK_P should have the default I/O standard of LVDS_25 associated with them.

The Master UCF file listing given in UG850 (v1.2) has been updated to correctly show this:


Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
47864 Zynq-7000 AP SoC ZC702 Evaluation Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 56320
Date Created 06/11/2013
Last Updated 06/11/2013
Status Active
Type General Article
Boards & Kits
  • Zynq-7000 All Programmable SoC ZC702 Evaluation Kit