UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56324

Design Advisory Master Answer Record for Virtex-7 FPGA VC709 Evaluation Kit

Description

Design Advisory Answer Records are created for issues that are important to designs currently in progress and are selected to be included in the Xilinx Alert Notification System: http://www.xilinx.com/support/myalerts.

This Design Advisory covers the Virtex-7 FPGA VC709 Evaluation Kit, including critical issues with the reference design delivered with the kit.

Solution

(Xilinx Answer 42944) - Design Advisory Master Answer Record for Virtex-7 FPGA
(Xilinx Answer 53420) - Design Advisory for MIG 7 Series DDR3/DDR2 - Required calibration patch for v1.7 and v1.8
(Xilinx Answer 59167) - Design Advisory for MIG 7 Series DDR3 - Data rate specification changes for DIMM interfaces and data rate advisory for component interfaces

Revision History
6/3/2014 - Updated with 59167
6/17/2013 - Initial release with answer records 42944, 53420

Linked Answer Records

Master Answer Records

Answer Number Answer Title Version Found Version Resolved
43987 Xilinx Boards and Kits Solution Center - Design Advisories N/A N/A

Child Answer Records

Associated Answer Records

Answer Number Answer Title Version Found Version Resolved
51901 Virtex-7 FPGA VC709 Connectivity Kit - Known Issues and Release Notes Master Answer Record N/A N/A
AR# 56324
Date Created 06/11/2013
Last Updated 06/05/2014
Status Active
Type General Article
Boards & Kits
  • Virtex-7 FPGA VC709 Connectivity Kit