UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 56336

XPE 2013.1 BRAM power reduces 40% compared with XPE 14.4.1

Description

When we compare power estimates for BRAM  between XPE 14.4.1 & 2014.2 we see a drastic reduction of approximately 40% in XPE 2013.1. 

What is the reason for this reduction?

Solution

In Vivado 2013.1, BRAM optimizations have been enabled by default in the opt_design step.

Users can expect to see an average of 40% power saving for BRAMs through clock gating algorithms.

In addition, BRAMs that satisfy certain WRITE_MODE and ENABLE conditions can save additional power through optimizations.

This power saving is reflected in the BRAM component of the Core Dynamic power in XPE 2013.1.

This ensures that Vivado and XPE correlate better in their estimates.

The 40% BRAM power savings figure comes from extensive benchmarking conducted by Xilinx R&D on a large suite of customer designs we have in-house.

This number is an average with some designs showing more savings while others show lower savings.

Overall, we recommend that customers use Vivado power estimation with an SAIF activity file (that models the real world operation of the FPGA) to get the best correlation with hardware measurements.


To disable the BRAM power_opt, please see (Xilinx Answer 56747)

AR# 56336
Date Created 06/11/2013
Last Updated 06/18/2014
Status Active
Type General Article
Devices
  • Kintex-7
  • Virtex-7